Skip to content

PSP Recomp Wiki

  • Home
  • Start Here
  • Knowledge Base
  • ArchitectureExpand
    • PSP Executable Model
    • Build a PSP Static Recompiler
    • Glossary
  • EvidenceExpand
    • Hardware Oracle Methodology
    • Hardware Replication
    • Replication Wanted
    • Open Research Questions
  • ProjectExpand
    • Prior Art and Sources
    • GitHub Wiki
  • ContributeExpand
    • Run a Research Experiment
    • Submit Results Safely
GitHub
PSP Recomp Wiki
How Can We Help?
  • Media and Graphics

    • VRAM and Framebuffer Coherency: Explicit Ownership Across CPU and GPU Paths
    • PSP Display, VBLANK, and Framebuffer Latching
    • PSP GE and Graphics Pipeline for Recompiler Authors
    • PSP Audio and Media Architecture
    • PSP GE List Synchronization: Stall, SIGNAL, FINISH, and Ordering
    • ATRAC Streaming State: Logical Stream Position, Ring Buffers, and Decode Contracts
  • Main
  • Media and Graphics

Category - Media and Graphics

Articles

VRAM and Framebuffer Coherency: Explicit Ownership Across CPU and GPU Paths
PSP Display, VBLANK, and Framebuffer Latching
PSP GE and Graphics Pipeline for Recompiler Authors
PSP Audio and Media Architecture
PSP GE List Synchronization: Stall, SIGNAL, FINISH, and Ordering
ATRAC Streaming State: Logical Stream Position, Ring Buffers, and Decode Contracts

© 2026 PSP Recomp Wiki - WordPress Theme by Kadence WP ·

Privacy · Evidence Standard · Contribute and Correct · GitHub · Prior Art and Sources
  • Home
  • Start Here
  • Knowledge Base
  • Architecture
    • PSP Executable Model
    • Build a PSP Static Recompiler
    • Glossary
  • Evidence
    • Hardware Oracle Methodology
    • Hardware Replication
    • Replication Wanted
    • Open Research Questions
  • Project
    • Prior Art and Sources
    • GitHub Wiki
  • Contribute
    • Run a Research Experiment
    • Submit Results Safely
Search